



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/055,266	01/22/2002	Ki-won Choi	9898-208	6747

7590 02/13/2004
MARGER JOHNSON & McCOLLOM, P.C.
1030 S.W. Morrison Street
Portland, OR 97205

EXAMINER

VU, QUANG D

ART UNIT PAPER NUMBER

2811

DATE MAILED: 02/13/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/055,266	Applicant(s) CHOI, KI-WON	
	Examiner Quang D Vu	Art Unit 2811	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12 December 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-10, 12-16, 26 and 27 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-10, 12-16, 26 and 27 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1, 3-4, 6-10, 13, 16, 26 and 27 are rejected under 35 U.S.C. 102(e) as being anticipated by US Patent No. 6,448,664 to Tay et al.

Regarding claim 1, Tay et al. (figures 9A-B) teach a semiconductor package comprising:

a substrate (72) including a redundant bond finger (76), an added bond finger (a pad formed along the first inner rectangle) connected to a redundant solder ball (80);

a semiconductor chip (92) having an added bond pad (106) attached to the substrate (72);

a normal wire bonding unit coupled between the added bond pad (106) and the redundant bond finger (76).

an added wire bonding unit (a line connecting [76] and the added bond finger) coupled between the redundant bond finger (76) and the added bond finger (a pad formed along the first inner rectangle).

wherein the added bond pad (106) is electrically connected to the redundant solder ball (80) via the redundant bond finger (76) and the added bond finger (a pad formed along the first inner rectangle).

Art Unit: 2811

Regarding claim 3, Tay et al. inherently teaches a solder ball connected to the redundant solder ball pad (80).

Regarding claim 4, Tay et al. teach the substrate (72) is a single layer substrate. It is inherent to have printed circuit patterns because the printed circuit patterns are used to connect the chip and the solder balls.

Regarding claim 6, it is inherent that a solder mask is not formed on the added bond finger because Tay et al. never discloses a solder mask.

Regarding claim 7, Tay et al. teach the added wire bonding unit (a line connecting [76] and the added bond finger) is formed over the substrate (72).

Regarding claim 8, Tay et al. teach the added wire bonding unit (a line connecting [76] and the added bond finger) is formed on an outer region of the substrate (72) on which the semiconductor chip (92) is mounted.

Regarding claim 9, Tay et al. teach the added wire bonding unit (a line connecting [76] and the added bond finger) is one unit.

Regarding claim 10, Tay et al. teach the semiconductor chip (92) is attached to the substrate (72) using an adhesive (90).

Regarding claim 13, Tay et al. (figures 9A-B) teach a semiconductor package comprising:
a substrate (72) including a first printed circuit pattern (a printed circuit pattern is formed between the redundant bond finger [76] and the added bond finger (a pad formed along the first inner rectangle)) connected to a redundant bond finger (76) and a second printed circuit pattern (a printed circuit pattern is formed between the added bond finger and the solder ball [80] along the edge of the substrate) connected to a redundant solder ball (80);

Art Unit: 2811

a semiconductor chip (92) attached to the substrate (72); and
an added wire bonding unit (a line connecting [76] and the added bond finger) coupled between the first printed circuit pattern (a printed circuit pattern is formed between the redundant bond finger [76] and the added bond finger) to the second printed circuit pattern (a printed circuit pattern formed between the added bond finger and the solder ball [80] along the edge of the substrate) to electrically connect the redundant bond finger (76) to the redundant solder ball (80).

Regarding claim 16, Tay et al. inherently teach the first printed circuit pattern (a printed circuit pattern is formed between the redundant bond finger [76] and the added bond finger) and a second printed circuit pattern (a printed circuit pattern formed between the added bond finger and the solder ball [80] along the edge of the substrate) each have a width that enables wire bonding to be performed thereon.

Regarding claim 26, Tay et al. (figures 9A-B) teach a semiconductor package comprising:
a semiconductor chip (92) having an added bond pad (106);
a substrate (72) having a redundant bond finger (76) and an added bond finger (a pad formed along the first inner rectangle) connected to a redundant solder ball (80);
a normal wire bonding unit coupled between the added bond pad (106) and the redundant bond finger (76); and

an added wire bonding unit (a line connecting [76] and the added bond finger) coupled between the redundant bond finger (76) and the added bond finger (a pad formed along the first inner rectangle) such that the added bond pad (106) is electrically connected to the redundant solder ball (80) via the redundant bond finger (76) and the added bond finger (a pad formed along the first inner rectangle).

Art Unit: 2811

Regarding claim 27, Tay et al. (figures 9A-B) teach the added bond finger (a pad formed along the first inner rectangle) is not directly connected to the added bond pad (106).

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 2, 5, 12, 14 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,448,664 to Tay et al. in view of Admitted Prior Art.

Regarding claim 2, Tay et al. differ from the claimed invention by not showing an encapsulant for encapsulating the semiconductor chip, the normal and added wire bonding units. However, Admitted Prior Art (figures 1-2) teaches an encapsulant (7). It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate an encapsulant of Admitted Prior Art into the device of Tay et al. because it protects device from the external environment. The combined device shows that an encapsulant for encapsulating the semiconductor chip, the normal and added wire bonding units.

Regarding claim 5, Tay et al. differ from the claimed invention by not showing the substrate is a double layer substrate or a multi layer substrate. It would have been obvious to one having ordinary skill in the art at the time the invention was made for the substrate is a double layer substrate or a multi-layer substrate because it depends on the size of the package.

Art Unit: 2811

Regarding claim 12, Tay et al. differ from the claimed invention by not showing the added bond finger has the same pad shape as that of the redundant bond finger. It would have been obvious to one having ordinary skill in the art at the time the invention was made for the added bond finger has the same pad shape as that of the redundant bond finger because it depends on the size of the substrate.

Regarding claim 14, Tay et al. differ from the claimed invention by not showing an encapsulant for encapsulating the semiconductor chip and the added wire bonding units. However, Admitted Prior Art (figures 1-2) teaches an encapsulant (7). It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate an encapsulant of Admitted Prior Art into the device of Tay et al. because it protects device from the external environment. The combined device shows that an encapsulant for encapsulating the semiconductor chip and the added wire bonding units.

Regarding claim 15, the combined device inherently teaches a solder ball connected to the redundant solder ball pad (80).

Response to Arguments

Applicant's arguments filed 12/12/03 have been fully considered but they are not persuasive.

It is argued, in page 7 of the remarks, that Tay et al. do not teach an added wire bonding unit coupled between the redundant bond finger and the added bond finger, wherein the added bond pad is electrically connected to the redundant solder ball pad via the redundant bond finger and the added bond finger. This argument is not persuasive because Tay et al. (figures 9A-B)

Art Unit: 2811


teach a wire bonding unit (a line connected between bond pad [76] and a pad formed along the first inner rectangle) coupled between the bond pad (76) and a pad formed along the first inner rectangle, wherein the die bond pad (106) is electrically connected to the solder ball (80) via the bond pad (76) and a pad formed along the first inner rectangle. Therefore, a wire bonding unit, die bond pad (106), solder ball (80), bond pad (76) and a pad formed along the first inner rectangle now read on an added wire bonding, the added bond pad, redundant solder ball, redundant bond finger, and the added bond finger, respectively.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quang D Vu whose telephone number is 571-272-1667. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



EDDIE LEE
SUPERVISORY PATENT EXAMINER
TECHNICAL CENTER 2800

Application/Control Number: 10/055,266

Page 8

Art Unit: 2811

qv

February 9, 2004